| |
Cadence partners with vendors to provide verification system for
2.5/3G and 802.11
December 9, 2002
Cadence Design Systems, supplier of electronic design products
and services, today announced that the Cadence Palladium design
verification system now has custom interfaces to leading wireless
test equipment from Anritsu Corporation, Rohde & Schwarz, and Elektrobit.
These companies supply test equipment used by virtually all wireless
integrated circuit and systems companies. Interfacing to wireless
testers, combined with Palladium's hardware/software co-verification
capability, provides complete system-level verification for the
latest 2.5G and 3G handset and base station development, and LAN
802.11 wireless applications.
These new interfaces enable designers to verify and stress test
their emulated design with real-world stimulus generated by wireless
testers -- a system-level verification task otherwise performed
after silicon samples have been produced. These powerful environments
help wireless companies bridge the gap between simulation and post-silicon
debug and find and fix more bugs earlier in the design process,
while also concurrently verifying their software drivers and lower-layer
protocol stack at emulation speeds. Overall, these capabilities
help reduce design cycle times and the risk of costly silicon respins.
LG Electronics is using Palladium for complete system-level verification
of its multimillion-gate, 3G WCDMA base station modem chip. "Using
Palladium with various wireless test equipment and software debuggers
allows us to do hardware and software testing with real-world channel
effects, on our six-million-gate, digital base station chip months
before getting silicon samples," said Dr. Chul-Heum Yon, vice president
of UMTS System Research Lab, LGE.
"We were able to connect third-party software debuggers to the
various processors and run software code 10,000 times faster than
simulation. We were also able to save valuable time by quickly finding
and fixing bugs in the Palladium environment because of its fast
compile time -- 12 minutes, from RTL to run-time, on one workstation."
|